Abstract-Motivated by the design of high speed switching fabrics, in this paper we propose a bit-stuffing algorithm for generating forbidden transition codes to mitigate the crosstalk effect between adjacent wires in long on-chip buses. We first model a bus with forbidden transition constraints as a forbidden transition channel, and derive the Shannon capacity of such a channel. Then we perform a worst case analysis and a probabilistic analysis for the bit-stuffing algorithm. We show by both theoretic analysis and simulations that the coding rate of the bit stuffing encoding scheme for independent and identically distributed (i.i.d.) Bernoulli input traffic is quite close to the Shannon capacity, and hence is much better than those of the existing forbidden transition codes in the literature, including the Fibonacci representation.
I. INTRODUCTION
Many electronic high speed switch architectures, including shared medium switches and crossbar switches, rely on information exchange through high speed buses. As the VLSI technology advances, it is possible to pack more wires in high speed buses and attach more input/output ports to them. However, the propagation delay through long on-chip buses has become a serious issue in deep sub-micron designs [1] as the crosstalk effect due to the coupling capacitance between adjacent wires in the buses could be detrimental. To mitigate the crosstalk effect, it is suggested in the literature that one should avoid certain patterns and transitions on the wires [1] , and there have been several bus encoding schemes proposed for this. Among them, we are particularly interested in designing coding schemes that avoid "opposite transitions" on any two adjacent wires [1] - [9] . Specifically, a transition on a wire is either a 0 followed by a 1 (a 0 → 1 transition) or a 1 followed by a 0 (a 1 → 0 transition), and opposite transitions on adjacent wires means that there is a 0 → 1 transition on one wire and there is a 1 → 0 transition on the other wire. A coding scheme without opposite transitions on any two adjacent wires is called a forbidden transition code in the literature [1] - [9] .
The simplest way to avoid opposite transitions on any two adjacent wires is to have the even-numbered wires transmit 0 all the time and only use the odd-numbered wires for data transmission. Such a scheme is known as "ground shielding" in [2] . As only half of the wires are used for data transmission, its coding rate (throughput) is only 50%. In [3] , Victor and Keutzer showed that there exist forbidden transition codes that achieve the coding rate log 2
1+
√ 5 2 ≈ 0.6942 when the number of wires is sufficiently large. A recursive construction of such a code was given in [4] by using the "Fibonacci representation." Such a Fibonacci representation for forbidden transition codes was also previously addressed in [5] . Recently, an explicit encoding scheme was proposed in [6] to map every input number to its Fibonacci representation for the forbidden transition code in [4] . However, the overall complexity of the encoder in [6] is O(n 2 ) for a bus with n wires (as there are n − 1 sequential stages in the encoder and each stage requires an O(n)-bit comparator). To further improve the coding rate, two-dimensional forbidden transition codes with block length larger than 1 were proposed in [7] , and it was shown that the coding rate could be increased to more than 80%. However, no explicit constructions of such codes (and the associated encoders/decoders) were given in [7] .
Our main contribution in this paper is to propose a simple bit-stuffing algorithm for generating forbidden transition codes and develop its associated analysis. Bit-stuffing algorithms are commonly used in networking to encode the data bit stream to avoid specific patterns [10] , e.g., frame delimiters and tokens in token rings. They also have many applications in digital recording, e.g., runlength-limited encoding [11] . The success of the bit-stuffing algorithms is mainly due to their simplicity as they only have linear complexity. Despite there exist many previous works on bit-stuffing algorithms, it seems (to the best of our knowledge) that our work in this paper is the first to use the bit-stuffing algorithm for bus encoding to avoid opposite transitions on any two adjacent wires.
The idea of our bit-stuffing algorithm is very simple. We consider a bus with n wires and index the n wires from 1 to n. When there is a 0 → 1 (resp., 1 → 0) transition on the (i − 1) th wire and the previous bit on the i th wire is 1 (resp., 0), then a redundant bit 1 (resp., 0) is inserted on the i th wire so that no opposite transitions can occur on any two adjacent wires. The stuffed bits are removed by the decoder following the same rule. For our bit-stuffing algorithm, we first show by the worst case analysis that the asymptotic coding rate for any input data bit stream is at least For the probabilistic analysis, we assume that the input data bit stream is a sequence of independent and identically distributed (i.i.d.) Bernoulli random variables with equal probabilities of being 0 or 1. Under our bit-stuffing algorithm, the sequence of the n-vectors transmitted on the n wires can be modeled as a finite, irreducible, and aperiodic (ergodic) Markov chain. Therefore, there exist unique steady state probabilities for the Markov chain and that in turn can be used to compute the asymptotic coding rate when n is small. For 1 ≤ n ≤ 10, our numerical results show that the asymptotic coding rate for the i.i.d. Bernoulli input data bit stream is more than 82% and is quite close to the Shannon capacity [12] - [13] . Computing the steady state probabilities for large n appears to be numerically demanding as the number of states increases exponentially with n. For this, we find that the asymptotic coding rate can be approximated by 2 √ 2 − 2 ≈ 0.8284 for large n, which matches extremely well to our simulation results.
One key message of this paper is that there do exist very simple encodning/decoding schemes to generate forbidden transition codes that achieve coding rates near the Shannon capacity. As such, bus encoding for crosstalk avoidance in buses with a large number of wires might be feasible. This is quite contrary to the common belief in the literature. For example, in [8] it was shown that there do not exist linear forbidden transition codes and it was suggested that bus encoding for crosstalk avoidance should be the outermost code (along with error control coding and low power coding). Furthermore, in the setting of high-performance processors like superscalar and very long instruction word (VLIW) architecture, a "segmentstuffing" algorithm was proposed in [9] , where a segment of all 0's (or all 1's) is inserted whenever there are transition violations in the data segments. Our bit-stuffing algorithm improves the segment-stuffing algorithm in [9] by reducing the segment size to 1 bit and eliminating the need for shielding between adjacent segments.
The rest of this paper is organized as follows. In Section II, we model a bus under the constraint that there are no opposite transitions on any two adjacent wires as a forbidden transition channel, and obtain the channel capacity of such a channel that serves as the fundamental limit on the coding rate of any forbidden transition code. In Section III, we present our bitstuffing algorithm for generating forbidden transition codes. We identify a worst case input data bit stream for the bitstuffing algorithm in Section III-A and perform a probabilistic analysis in Section III-B. An approximate probabilistic analysis for a channel with a large number of wires is developed in Section III-C. The paper is concluded in Section IV, where we address possible extensions of our work.
II. FORBIDDEN TRANSITION CHANNELS
In this paper, we consider the discrete-time setting and index time by t = 1, 2, . . .. We model a bus under the constraint that there are no opposite transitions on any two adjacent wires as a forbidden transition channel defined as follows.
A forbidden transition channel with n parallel wires, indexed from 1 to n, is a channel that is capable of transmitting n binary sequences through the n parallel wires as long as there are no opposite transitions on any two adjacent wires. Specifically, let c i (t), i = 1, 2, . . . , n and t = 1, 2, . . ., be the bit transmitted on the i th wire at time t in a forbidden transition channel with n parallel wires. Then for all i = 2, 3, . . . , n and t = 2, 3, . . ., we have
Letā be the complement of a, i.e.,ā = 1 if a = 0 andā = 0 if a = 1. Then it is easy to see that the constraint in (1) is equivalent to the constraint that there exist no 2 ≤ i ≤ n and t ≥ 2 such that
Denote c(t) = (c n (t), c n−1 (t), . . . , c 1 (t)), t = 1, 2, . . ., as the n-vector transmitted on the n parallel wires at time t. Let X n (t), t = 1, 2, . . ., be the number of sequences (c(1), c(2), . . . , c(t)) that satisfy the constraint in (1) up to time t. Then it is well known [12] - [13] that the channel capacity of a forbidden transition channel with n parallel wires is given by
Note that the channel capacity C n serves as the fundamental limit on the coding rate of any forbidden transition code. The channel capacity C n is related to the adjacency matrix (1) is not satisfied at time t. We assume that the states c = (c n , c n−1 , . . . , c 1 ) ∈ {0, 1} n are ordered in the standard lexicographic order, i.e., in the increasing order of the integers
In the following theorem, we show that the channel capacity C n can be expressed in terms of the maximum eigenvalue λ n,max of the adjacency matrix A n .
Theorem 1
The channel capacity C n of a forbidden transition channel with n parallel wires is given by
where λ n,max is the maximum eigenvalue of the adjacency matrix A n .
Proof. Let X n,c (t), c = (c n , c n−1 , . . . , c 1 ) and t = 1, 2, . . ., be the number of sequences (c(1), c(2), . . . , c(t)) that satisfy the constraint in (1) up to time t and c(t) = c, i.e., the sequence (c(1), c(2), . . . , c(t)) ends in the state c at time t. Clearly, we have X n,c (1) = 1 for all c ∈ {0, 1} n and X n (t) = c∈{0,1} n X n,c (t) for all t = 1, 2, . . .. Let 0 n = (0, 0, . . . , 0) be the row vector of size 2 n whose entries are all equal to 0, and let 1 n = (1, 1, . . . , 1) be the row vector of size 2 n whose entries are all equal to 1. Let X n (t) = (X n,0n (t), . . . , X n,1n (t)) be the row vector of size 2 n whose i
Then it is easy to see that X n (t) = X n (t − 1)A n for t = 2, 3, . . ., and hence we have
As such, we have from
Recall that for an m × m matrix M , the maximum-rowsum matrix norm |||M ||| ∞ of M is defined as [14, Definition 5.6.5]
and its spectral radius ρ(M ) = max{|λ| : λ is an eigenvalue of M } [14, Definition 5.6.8] is given by [14, Corollary 5.6.14]
.1] and hence we have
As A n is a nonnegative matrix, we see from (6) and (7) that
It then follows from (3), (10), (8), and (9) that
where λ n,max = max 1≤i≤2 n λ n,i is the maximum eigenvalue of the adjacency matrix A n .
In Table I , we show the channel capacity C n of a forbidden transition channel with n parallel wires for 1 ≤ n ≤ 10. 
III. THE BIT-STUFFING ALGORITHM
Consider a forbidden transition channel with n parallel wires (see Figure 1) . Let {b 1 , b 2 , . . .} be the input data bit stream. If we transmit the input data bit stream directly through the forbidden transition channel such that the bit transmitted on the i th wire at time t is c i (t) = b n(t−1)+i for i = 1, 2, . . . , n and t = 1, 2, . . ., then it is possible that the constraint in (1) cannot be satisfied and thus the input data bit stream cannot be reliably transmitted through the forbidden transition channel.
In the following, we propose a bit-stuffing algorithm to encode the input data bits b 1 , b 2 , . . . so that the coded bits c i (t), i = 1, 2, . . . , n and t = 1, 2, . . ., satisfy the constraint in (1) and hence the coded bits can be reliably transmitted through the forbidden transition channel. The idea of our bitstuffing algorithm is to add a redundant bit on the i th wire at time
, and in that case the redundant bit c i (t) is set as c i (t) = c i−1 (t) so that the coded bits c i (t), i = 1, 2, . . . , n and t = 1, 2, . . ., always satisfy the constraint in (1). (
Algorithm 2 (Encoder
ii) For i = 2, 3, . . . , n, (a) (Bit-stuffing condition) Ifc i−1 (t − 1) = c i−1 (t) = c i (t−1), then c i (t
) is a stuffed bit and we set c i (t) = c i−1 (t). (b) Otherwise, set c i (t) as the next input data bit.
Under the bit-stuffing algorithm in Algorithm 2, it is clear that the coded bits c i (t), i = 1, 2, . . . , n and t = 1, 2, . . ., satisfy the constraint in (1). Furthermore, for i = 1 or t = 1, the coded bit c i (t) is always a data bit. For 2 ≤ i ≤ n and t ≥ 2, the coded bit c i (t) is a stuffed bit if and only if
As we assume that there are no transmission errors in a forbidden transition channel as long as there are no forbidden transitions, it follows that the original input data bits b 1 , b 2 , . . . can be decoded from the coded bits c i (t), i = 1, 2, . . . , n and t = 1, 2, . . ., by simply removing the coded bit c i (t) whenever 2 ≤ i ≤ n, t ≥ 2, and the stuffed bit condition (12) is satisfied. Unlike the fixed-length memoryless encoder by using the Fibonacci representation in [3] , [4] , and [6] , we note that our bit-stuffing algorithm is a variable-length encoder with memory. This is because our bit-stuffing algorithm requires the knowledge of the already coded bits in encoding the next input data bit, and it encodes an input data bit either by one bit (the data bit itself) or by two bits (duplicating the data bit twice by inserting a stuffed bit that is the same as the data bit when the bit-stuffing condition in Algorithm 2(ii-a) is met).
Under the bit-stuffing algorithm, we have the following no adjacent stuffed bits (both in space and in time) property. This is one of the most important properties of our bit-stuffing algorithm and will be used in the analysis of our bit-stuffing algorithm in the rest of this paper.
Lemma 3 (No adjacent stuffed bits property) If the coded bit c i (t) is a stuffed bit, then its four adjacent coded bits
, and c i+1 (t) (in the case that i ≤ n − 1) cannot be stuffed bits, i.e., they are all data bits.
Proof. If the coded bit c i (t) is a stuffed bit, then it follows from (12) that 2 ≤ i ≤ n, t ≥ 2, and
In the following, we show by contradiction that c i (t−1) cannot be a stuffed bit. The proof that c i (t + 1), c i−1 (t), and c i+1 (t) (in the case that i ≤ n − 1) cannot be stuffed bits is similar. Suppose that c i (t − 1) is a stuffed bit. Then it follows from (12) (with t replaced by t − 1) that 2 ≤ i ≤ n, t − 1 ≥ 2, and
As we have c
, a contradiction is reached.
A. Worst Case Analysis
In the following theorem, we derive a tight lower bound on the asymptotic coding rate of our bit-stuffing encoding scheme.
Theorem 4 The asymptotic coding rate R n of our bit-stuffing encoding scheme for any input data bit stream over a forbidden transition channel with n parallel wires is lower bounded by
Furthermore, the lower bound in (15) Proof. (i) Consider an input data bit stream {b 1 , b 2 , . . .}. From the bit-stuffing algorithm in Algorithm 2, it is clear that the n coded bits at time t = 1 and all of the coded bits on the first wire are data bits, i.e., c i (t) is a data bit for i = 1 or t = 1. From the no adjacent stuffed bits property in Lemma 3, it is easy to see that at least one of the two coded bits c i (t) and c i (t + 1) is a data bit for i = 2, 3, . . . , n and t = 2, 3, . . ., and at least one of the two coded bits c i (t) and c i+1 (t) is a data bit for i = 2, 3, . . . , n − 1 and t = 2, 3, . . .. As such, among the 2(n − 1) coded bits c 2 (t), c 2 (t + 1), c 3 (t), c 3 (t + 
It follows from (16) that
(ii) Now, we give an input data bit stream that achieves the lower bound in (15) . As the input data bits can be uniquely decoded from their coded bits under the bit-stuffing encoding scheme, it suffices to show the coded bits of the input data bits.
Let In Table II , we show the coded bits c i (t) given by (17) for 1 ≤ i ≤ n and 1 ≤ t ≤ 12, where n = 8. It is clear that c i (t) given by (17) is periodic with period 4 (both in space and in time). 
It is easy to see that c i (t), i = 1, 2, . . . , n and t = 1, 2, . . ., are valid coded bits as there are no opposite transitions on any two adjacent wires. Furthermore, c i (t) is a stuffed bit if and only if i ≥ 2, t ≥ 2, and i + t is odd (note that the stuffed bits in Table II are in boldface) . As such, the number of data bits R n (t) among the first nt coded bits is given by the right-hand side of (16) . It follows that
The proof is completed.
B. Probabilistic Analysis
In Section III-A, we have given a worst case performance analysis for the bit-stuffing encoding scheme in Algorithm 2. However, in most situations, the performance of the bitstuffing encoding scheme is much better than the worst case scenario. For this, we give a probabilistic performance analysis for the bit-stuffing encoding scheme in this section.
Assume that the input data bit stream {b 1 , b 2 , . . .} is a sequence of i.i.d. Bernoulli random variables with equal probabilities of being 0 or 1. Let c i (t), i = 1, 2, . . . , n and t = 1, 2, . . ., be the coded bits under the bit-stuffing encoding scheme, and let c(t) = (c n (t), c n−1 (t), . . . , c 1 (t)) for t = 1, 2, . . .. Then it is clear from Algorithm 2 that c(t) is a function of c(t − 1) and the input data bits that have not been encoded by time t. As such, given c(t − 1), c(t) is conditionally independent of c(1), c(2), . . . , c(t − 2) . This shows that the stochastic process {c(t), t ≥ 1} is a timehomogeneous Markov chain. The transition probability matrix P n of the Markov chain {c(t), t ≥ 1} is given by
for c, c ∈ {0, 1} n and for all t = 2, 3, . . .. As c 1 (t) is a data bit for t = 1, 2, . . ., the constraint in (1) and the stuffed bit condition in (12) are satisfied, and the input data bits are i.i.d. Bernoulli random variables with equal probabilities of being 0 or 1, it then follows from the chain rule for conditional probability that
where we have denoted q(c i , Table III . For n ≥ 2 and c = (c n , c n−1 , . . . , c 1 ) ∈ {0, 1} n , we denote c (n−1) = (c n−1 , c n−2 , . . . , c 1 ) ∈ {0, 1} n−1 . From (19), we can see that
By using (20), a recursive expression for the transition probability matrix P n is obtained in the following lemma. c = (c n , c n− 
Lemma 5 Suppose that we order the states
where
, and P n , n ≥ 2, can be recursively obtained as follows:
Proof. Due to space limit, the proof is given in [16] . It is clear from (21)-(26) in Lemma 5 that (P n ) 0n,c > 0 and (P n ) c,0n > 0 for all c ∈ {0, 1} n . It follows that the Markov chain {c(t), t ≥ 1} is finite, irreducible, and aperiodic as its state space {0, 1} n is finite, and every state c ∈ {0, 1} n can be reached from the state 0 n and vice versa. As such, it is well known [15] that there exist unique steady state probabilities π n = (π n,0n , . . . , π n,1n ) for the Markov chain {c(t), t ≥ 1} that could be obtained by solving the following system of linear equations:
In the following lemma, we show a recursive expression for the steady state probabilities π n = (π n,0n , . . . , π n,1n ). 00n−1 , . . ., π n,01n−1 ) and π (1) n = (π n,10n−1 , . . . , π n,11n−1 ). Then we have
Lemma 6 (i) (State aggregation property)
(ii) (State splitting property) For n ≥ 2, π n = (π
n ) could be recursively obtained from π n−1 as follows:
where E n−1 and G n−1 are given in Lemma 5 and I n−1 is the identity matrix of size 2 n−1 × 2 n−1 . (27) and (22), we have
Proof. (i) Note that from
By adding (32) and (33), and using (23)- (26), and (22), we can see that
Also, it is clear from (28) that
It follows from (34), (35), and the uniqueness of π n−1 that
n . (ii) From (32) and (29), we can see that
From (23) and (25), we have
Note that from (22), we have
It follows that each row sum of F n−2 and each row sum of G n−2 are less than 1 since each row sum of P n−1 is equal to 1 and each row of E n−2 and each row of H n−2 contain at least one positive entry. Therefore, we see from (37) and the well-known Gerschgorin's Disk Theorem [14, Theorem 6.1.1] that each eigenvalue of I n−1 − E n−1 + G n−1 is contained in the following disk:
As such, the matrix I n−1 − E n−1 + G n−1 has only nonzero eigenvalues and hence is nonsingular. As a result, (30) follows from (36) and the nonsingularity of the matrix I n−1 − E n−1 + G n−1 . Finally, (31) then follows from (29) and (30).
For example, if n = 1, then we have from Lemma 5, (27) , and (28) that 
Similarly, if n = 3, then we have Given that c(t − 1) = c and c(t) = c , where t ≥ 2, let (D n ) c,c be the number of data bits among the coded bits c 1 , c 2 , . . . , c n . Since π n,c = lim t→∞ P (c(t) = c), we immediately see that the average total number of data bits D n transmitted over the n wires per time unit is give by
Furthermore, the asymptotic coding rate is given by R n = Dn n for n ≥ 1, and the average number of data bits r n transmitted over the n th wire per time unit is given by r 1 = D 1 and
In the following theorem, we show that D n is equal to the entropy rate H(P n ) = − c,c ∈{0,1} n π n,c (P n ) c,c · log 2 (P n ) c,c of the Markov chain {c(t), t ≥ 1} [13] .
Theorem 7 For a forbidden transition channel with n parallel wires, the average data transmission rate D n over the n wires is given by
Furthermore, for n ≥ 2, the average data transmission rate r n over the n th wire is given by Table III that
As such, it follows from (41), the convention 0 log 2 0 = 0, and (19) that
Therefore, (39) follows from (38) and (42). For n ≥ 2 and c = (c n , Table III , and (29) in Lemma 6, we can see that
It follows from (39), (20), and (43) that Table IV , we show the Shannon capacity C n in (4), the average data transmission rate D n over the n wires in (39), the coding rate R n = Dn n of the bit-stuffing encoding scheme, the average data transmission rate r n over the n th wire in (40), and the approximation of r n in (48) (in Section III-C) for 1 ≤ n ≤ 10. Several important observations can be drawn from these numerical results: (i) There is still some gap between the coding rate R n achieved by the bit-stuffing algorithm and the Shannon capacity C n . This shows that the bit-stuffing algorithm does not achieve the Shannon capacity when n is small. However, the difference is very small. For the case with n = 10, the difference is only 2.2%. (ii) It seems that the average data transmission rate r n over the n th wire converges to a constant near 0.8284, i.e., lim n→∞ r n ≈ 0.8284 (this will be further addressed in Section III-C). 
C. An Approximate Probabilistic Analysis
To calculate the average data rate r n transmitted over the n th wire given by (40), we need to compute the steady state probabilities π n by either directly solving (27)-(28), or recursively applying (30)-(31), which is numerically demanding for large n as the state space grows exponentially with n.
In this section, we make the following Markov chain and conditional independence assumption, and give an approximate probabilistic analysis for the calculation of r n .
(A1) The stochastic processes {c n−1 (t), t ≥ 1} and {(c n (t), c n−1 (t)), t ≥ 1} are Markov chains. Furthermore, given c n−1 (t − 1), the coded bits c n−1 (t) and c n (t − 1) are conditionally independent. It is to be noted that the assumption in (A1) is true for n = 2 and is only approximations for n > 2. Specifically, for n > 2, c n−1 (t) and (c n (t), c n−1 (t)) are deterministic functions of c(t). Thus, the stochastic processes {c n−1 (t), t ≥ 1} and {(c n (t), c n−1 (t)), t ≥ 1} are hidden Markov chains [13] and they are not necessarily Markov chains. However, as will be seen shortly, such an assumption in (A1) leads to a very good approximation for r n .
Theorem 8 Suppose that the assumption in (A1) is true.
(i) The transition probability matrix
(ii) The transition probability matrix and the steady state probabilities π n = (π n,00 , π n,01 , π n,10 , π n,11 ) are given by
.
(iii) Starting with r 1 = 1, r n could be recursively obtained for n ≥ 2 as follows:
Proof. (i) Let D n−1 (t) (resp., S n−1 (t)) the event that c n−1 (t) is a data (resp., stuffed) bit. Then we have
As the bit stuffing algorithm is symmetric, we also have
Note that
Given that c n−1 (t) is a stuffed bit, we know from the bitstuffing rule that c n−1 (t) = c n−1 (t − 1), and so we have
Given that c n−1 (t) is a data bit, c n−1 (t) is a Bernoulli random variable with equal probabilities of being 0 or 1, and is conditionally independent of c n−1 (t − 1), and thus we have
As such, it follows from (53)- (55) and (49)- (50) that
Therefore, we have from (51), (52), and (56) that
Similarly, we have (
(ii) From the assumption in (A1), we immediately see that
It is easy to see that (46) follows from (57), (45), and Table III . By solving π n = π n P n subject to the constraint that π n,00 + π n,01 + π n,10 + π n,11 = 1, we obtain (47).
(iii) From (46), (47), and Table III The proof is completed. The approximation of r n in (48) is shown in Table IV . From Table IV , we can see that for n = 2, the approximation in (48) is the same as the exact value of r n in (40). This is no coincidence as we have mentioned earlier that the assumption in (A1) is true for n = 2. Furthermore, the approximation of r n in (48) matches very well to the exact value of r n in (40) for 3 ≤ n ≤ 10. As n → ∞, the coding rate r ∞ = lim n→∞ r n can be obtained by solving r ∞ = 4 4+r∞ . The result is r ∞ = 2 √ 2 − 2 ≈ 0.8284, which matches extremely well to the exact value of r n in (48) for 6 ≤ n ≤ 10. Finally, we mention that we have computed r n by using the approximation in (48) and by running simulations for n up to 3000, and the results all agree with 0.8284 (up to the fourth digit after the decimal point) for 6 ≤ n ≤ 3000.
IV. CONCLUSION
Motivated by the design of high speed switching fabrics, in this paper we have proposed a bit-stuffing algorithm for generating forbidden transition codes to mitigate the crosstalk effect between adjacent wires in long on-chip buses, and have developed the associated analysis for such an algorithm. We have shown by both theoretic analysis and simulations that the coding rate of the bit-stuffing encoding scheme is quite close to the Shannon capacity, and hence is much better than those of the existing forbidden transition codes in the literature, including the Fibonacci representation in [3] , [4] , and [6] .
There are several research directions that are worth further investigation.
(i) Parallel encoding/decoding: The bit-stuffing algorithm proposed in this paper is sequential for a single input data bit stream. To perform parallel encoding/decoding, one may first partition the single input data bit stream into n data bit sub-streams and then feed each of them to a wire. In practice, this could be done by adding a serializer and a de-serializer (SERDES).
(ii) Performance improvement: In view of the numerical results obtained from our exact analysis for the bit-stuffing algorithm, it does not achieve the Shannon capacity. One possible way to bridge the gap is to use parallel encoding/decoding described in (i). After partitioning the original input data bit stream into n data bit sub-streams, one can further apply a distribution transformer [11] to convert the i th sub-stream into a p i -biased sequence, i = 1, 2, . . . , n. Then the transition probability (P n ) c,c from the state c to c can be written as q 1 (c 1 ) 
